0

Full Content is available to subscribers

Subscribe/Learn More  >

Multi-Packaging-Level Thermal Modeling Technique for Silicon Chip Transistors

[+] Author Affiliations
Tohru Suwa

Universiti Industri Selangor, Shah Alam, Selangor Darul Ehsan, Malaysia

Hamid Hadim

Stevens Institute of Technology, Hoboken, NJ

Paper No. IMECE2009-11815, pp. 1365-1372; 8 pages
doi:10.1115/IMECE2009-11815
From:
  • ASME 2009 International Mechanical Engineering Congress and Exposition
  • Volume 9: Heat Transfer, Fluid Flows, and Thermal Systems, Parts A, B and C
  • Lake Buena Vista, Florida, USA, November 13–19, 2009
  • Conference Sponsors: ASME
  • ISBN: 978-0-7918-4382-6 | eISBN: 978-0-7918-3863-1
  • Copyright © 2009 by ASME

abstract

Although thermal performance is always a critical issue in electronic packaging design at every packaging level, there is a significant lack of reliable and efficient thermal modeling and analysis techniques at the silicon chip level. With millions of transistor gates acting as heat sources, accurate thermal modeling and analysis at micrometer level has not been possible using conventional techniques. For the present study, an efficient and accurate multi-level thermal modeling and analysis technique integrating transistor level into silicon chip level has been developed. The technique combines finite element analysis sub-modeling and superposition methods for more efficient modeling and simulation. Detailed temperature distribution caused by a single heat source is obtained using the finite element sub-modeling technique, while the temperature rise distribution caused by multiple heat sources is obtained using the superposition method. Using the proposed thermal modeling methodology, one case of finite element analysis with a single heat source is sufficient for modeling a silicon chip with millions of transistors acting as heat sources. When the whole package is modeled in the finite element analysis, the effect of the package is also included in the superposition results, which makes possible to model over one million transistors in a silicon chip. No present methodologies for existing silicon chip thermal modeling techniques have been able to model such a large number of transistors. The capabilities of the proposed methodology are demonstrated through a case study involving thermal modeling and analysis of a microprocessor chip.

Copyright © 2009 by ASME

Figures

Tables

Interactive Graphics

Video

Country-Specific Mortality and Growth Failure in Infancy and Yound Children and Association With Material Stature

Use interactive graphics and maps to view and sort country-specific infant and early dhildhood mortality and growth failure data and their association with maternal

NOTE:
Citing articles are presented as examples only. In non-demo SCM6 implementation, integration with CrossRef’s "Cited By" API will populate this tab (http://www.crossref.org/citedby.html).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In