0

Full Content is available to subscribers

Subscribe/Learn More  >

Thermal Enhancement of Stacked Dies Using Thermal Vias

[+] Author Affiliations
Baekyoung Sung, Krishnateja Chepuri, Yongjie Lee, Dereje Agonafer

University of Texas at Arlington

Damena Agonafer, Cristina Amon

Carnegie Mellon University

Paper No. IMECE2006-15352, pp. 287-293; 7 pages
doi:10.1115/IMECE2006-15352
From:
  • ASME 2006 International Mechanical Engineering Congress and Exposition
  • Heat Transfer, Volume 3
  • Chicago, Illinois, USA, November 5 – 10, 2006
  • Conference Sponsors: Heat Transfer Division
  • ISBN: 0-7918-4786-1 | eISBN: 0-7918-3790-4
  • Copyright © 2006 by ASME

abstract

Following Moore's law, the number of transistors on a die continues to rise and has recently exceeded a billion on high end processors. In light of the convergence of technology, power requirements is becoming a serious concern even on low density interconnect systems such as cellular phones and personal digital assistants. Also, in order to minimize foot prints, the recent trend in packaging is stacking. The stacking, however, creates challenges in cooling and especially if one is to include logic in the stack. The primary heat flow path for stacking is through the substrate and as the number of stacks increase, the cooling problem is amplified. Thermal vias are emerging as a viable technology for transferring heat and in effect creating a thermal short circuit from individual die to the substrate. Some of the authors of this paper earlier reported on the reliability of stacked memory dies. In a subsequent paper the thermal reliability that included geometrical stacking architecture (rotating, spacer, ..) and the inclusion of both logic and memory dies was addressed. In this present paper, the heat transfer enhancement using silicon vias on various stacking schemes is discussed. The CAD models required for this study were developed in Pro/Engineer® Wildfire™ 2.0 and for the result simulation ANSYS® Workbench™ 10.0 have been used. Packaging architectures that have been taken in to consideration are die, solder ball, substrate, mold cap and thermal vias.

Copyright © 2006 by ASME

Figures

Tables

Interactive Graphics

Video

Country-Specific Mortality and Growth Failure in Infancy and Yound Children and Association With Material Stature

Use interactive graphics and maps to view and sort country-specific infant and early dhildhood mortality and growth failure data and their association with maternal

NOTE:
Citing articles are presented as examples only. In non-demo SCM6 implementation, integration with CrossRef’s "Cited By" API will populate this tab (http://www.crossref.org/citedby.html).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In