0

Full Content is available to subscribers

Subscribe/Learn More  >

Enhanced Reliability of High Density Wiring (HDW) Substrates Through New Dielectric and Base Substrate Materials

[+] Author Affiliations
Shashikant Hegde, Raghuram V. Pucha, Suresh K. Sitaraman

Georgia Institute of Technology, Atlanta, GA

Paper No. IMECE2002-39671, pp. 283-290; 8 pages
doi:10.1115/IMECE2002-39671
From:
  • ASME 2002 International Mechanical Engineering Congress and Exposition
  • Electronic and Photonic Packaging, Electrical Systems Design and Photonics, and Nanotechnology
  • New Orleans, Louisiana, USA, November 17–22, 2002
  • Conference Sponsors: Electronic and Photonic Packaging Division
  • ISBN: 0-7918-3648-7 | eISBN: 0-7918-1691-5, 0-7918-1692-3, 0-7918-1693-1
  • Copyright © 2002 by ASME

abstract

FR4 has been extensively used as a board material due to its cost effectiveness and overall performance. For high-density wiring (HDW) substrates with microvias and with embedded capacitors, inductors, resistors, RF and optoelectronic waveguides in a single board, there is a need for alternative base substrates to meet the stringent warpage requirements during fabrication. Typically, these base substrate materials should have high modulus, good planarity, in addition to having a CTE that is close to that of silicon so that the flip-chips can be directly attached to the substrate, eliminating the need for an underfill. Although low-CTE, high modulus base substrate materials can eliminate the need for underfill as well as can result in less warpage during fabrication, they can potentially cause delamination and cracking in the interlayer dielectric. This is due to the high CTE mismatch between the base substrate and typical polymer dielectric. This paper aims to explore a combination of base substrate materials and interlayer dielectric materials such that warpage is minimal, dielectric will not crack or delaminate, and flip-chip solder joints, assembled without an underfill, will not crack prematurely during qualification regimes and operating conditions. A non-liner finite element model with Design-of-Simulations approach is used in arriving at optimized thermo-mechanical properties for the base-substrate and dielectric materials to enhance the overall reliability of the integrated substrate with flip chip assembly. The results from the models have been compared with experimental data and a discussion is presented on the various failure modes.

Copyright © 2002 by ASME

Figures

Tables

Interactive Graphics

Video

Country-Specific Mortality and Growth Failure in Infancy and Yound Children and Association With Material Stature

Use interactive graphics and maps to view and sort country-specific infant and early dhildhood mortality and growth failure data and their association with maternal

NOTE:
Citing articles are presented as examples only. In non-demo SCM6 implementation, integration with CrossRef’s "Cited By" API will populate this tab (http://www.crossref.org/citedby.html).

Some tools below are only available to our subscribers or users with an online account.

Related Content

Customize your page view by dragging and repositioning the boxes below.

Related eBook Content
Topic Collections

Sorry! You do not have access to this content. For assistance or to subscribe, please contact us:

  • TELEPHONE: 1-800-843-2763 (Toll-free in the USA)
  • EMAIL: asmedigitalcollection@asme.org
Sign In